This paper introduces fully digital implementations of four different systems in the 3rd order jerkequation based chaotic family using the Euler approximation. The digitization approach enables controllable chaotic systems that reliably provide sinusoidal or chaotic output based on a selection input. New systems are introduced, derived using logical and arithmetic operations between two system implementations of different bus widths, with up to 100 Â higher maximum Lyapunov exponent than the original jerk-equation based chaotic systems. The resulting chaotic output is shown to pass the NIST SP. 800-22 statistical test suite for pseudo-random number generators without post-processing by only eliminating the statistically defective bits. The systems are designed in Verilog HDL and experimentally verified on a Xilinx Virtex 4 FPGA for a maximum throughput of 15.59 Gbits/s for the native chaotic output and 8.77 Gbits/s for the resulting pseudo-random number generators.
Introduction
Chaos generation has been widely considered for a broad range of applications in instrumentation [1] , communication systems (chaos shift-keying) [2, 3] , baseband modulation [4] , image encryption [5] , and random number generation [6] [7] [8] [9] [10] [11] [12] , designed as both fully MOS-based [13] [14] [15] [16] and integrated circuits [17] [18] [19] [20] . Random number generators (RNGs) remain a critical component in communications, cryptography [21] and microprocessors [22] . However, analog generators are sensitive to variations in process, voltage, and temperature [23] , particularly chaos-based ones due to high sensitivities within system dynamics [24] , leading to repeatability concerns. Therefore, a fully digital approach to chaos generators is necessary for applications requiring repeatable oscillators, including cryptography and spread-spectrum communication. However, digital implementations of chaos-based pseudo-random number generators [25] [26] [27] [28] [29] have remained reliant on 1-D discrete chaotic maps. This notion is natural given the direct application in the digital domain but resulting systems have the following drawbacks: (a) they are slow and large due to multiplication, (b) they have low throughput due to 1-D output and (c) they suffer from windows of periodicity that require more complex architectures to overcome.
Implementing a numerical solution of higher-order differential equations becomes advantageous because digital pipelining approaches can be used to get high frequency and multi-dimensional output leads to a multi-fold increase in throughput when compared to 1-D maps. The family of 3rd order jerk equation-based continuous-time chaotic systems has been exhaustively studied [30, 31] and implemented in analog form [31] [32] [33] . This particular family of equations is notable for having the possibility of multiplier-free nonlinearities unlike the well-documented logistic maps [34] , Lorenz and Rössler systems, making jerk equations attractive for solving in the digital domain. Recently, a pipelined and fully digital approach to designing chaotic systems has been proposed [35] [36] [37] [38] [39] . The chaotic response of such digital implementations is shown to be affected by both the system precision [37] and the numerical technique used [36] . Together, these two factors contribute additional nonlinearities that suppress the possibility of periodic windows that can otherwise arise in chaotic systems. Furthermore, the digital domain enables easy implementation of discontinuous nonlinearities such as the signum or absolute-value functions that are otherwise tedious in the analog domain. In this work, the concept of pipelined fully digital design is generalized for a family of 3rd order jerk equation-based chaotic systems [30] [31] [32] , defined as
The chaotic response of these systems is best assessed by calculating the maximum Lyapunov exponent (MLE). Unlike previous work, all systems are designed to be controllable such that they can provide sinusoidal or chaotic output based on a selection input and transition accordingly in real-time. Furthermore, the outputs of the same chaotic system, implemented with different bus widths, undergo arithmetic (addition, subtraction) or bitwise logical (AND, OR, XOR) operations to produce new attractors with an enhanced chaotic response that have never been reported before. These attractors are unique to digitally implemented chaos as they exploit designs of differing precisions and at the same time, employ bitwise logical transformations that have no correspondence in the analog domain. In particular, systems illustrated in this paper are implemented as PRNGs and the output is shown to pass the NIST SP. 800-22 test suite [40] to indicate statistical randomness. The resulting PRNGs enjoy high-throughput when compared to other chaos-based designs [25] [26] [27] [28] [29] in spite of implementation on a previous-generation Xilinx Virtex 4 FPGA. All systems are designed in Verilog HDL and experimentally verified with logic utilization less than 1.73% and throughput up to 15.59 Gbits/s for the native chaotic systems and up to 8.77 Gbits/s for the resulting PRNGs.
Digital realization
The 3rd order systems from (2) are reduced to three variables to yield three first-order systems:
Out of the 4th order Runge Kutta method, the Midpoint method and Euler approximation (with step-size h), the last has been shown to provide the best chaotic response, occupies the lowest area, and provides the highest speed [36] . Therefore, the Euler approximation is applied to each of the first-order systems to discretize the continuous-time system for the digital domain
where G(X) is given in Eq. (2) . GðX t Þ is split into the linear part LðX t Þ and the non-linear part NðX t Þ in each case being CjX t j, D Á sgnðX t Þ, CX 2 t =D, CX 3 t =D respectively. The schematic of this generalized chaotic oscillator is shown in Fig. 1 . In general, the four systems are realized as a circular pipeline as shown in Fig. 1(a) . The state variables X, Y and Z are realized as n-bit registers, where n is the number of bits used to Fig. 1(a) . The detailed block diagram of the implementation of both the linear and non-linear parts of GðX t Þ is shown in Fig. 1(b) -(e). To minimize hardware, the parameters A, B, C, D and h are constrained to powers of 2 to convert scalar multiplications to arithmetic shifts. k ¼ Àlog 2 h ¼ 5, where h is the step size. The optimized parameters are shown in Table 1 . A, B, C and D are incorporated within VðX; Y; ZÞ. The non-linear term N(X) is precomputed and stored in a separate register to ease the bottleneck at the input of the Z-register and thus improves throughput (up to 25%) for only a single register overhead. A fixed-point two's complement format is used with the 4 most significant bits for sign and integer part and the remaining for the fractional part. It has been shown that a minimum precision is required to overcome truncation errors [37] . Experimental results show that the minimum fractional bits needed for chaotic behavior are 10, 8, 10, and 11 bits for Systems 1, 2, 3 and 4 respectively. To incorporate controllability, a selection input M controls whether the output of the system is periodic (M¼ 1) or chaotic (M ¼0). This is simply done by adjusting the parameters A; B; C; D with multiplexors and would be non-trivial to implement in the analog domain. Table 1 illustrates optimized parameters required for chaotic and periodic operations of each system. Being mindful of the fact that digital oscillator output is periodic by definition "periodic operation" in this context refers to the output being of a single-tone sinusoidal nature while the "chaotic operation" refers to the mode where the digital system outputs a chaotic attractor whose time evolution approximates that of the continuous-time chaotic system. Time waveforms shown in Fig. 2 clearly illustrate this idea of periodic or chaotic behavior for high or low selection input, respectively. A finite amount of time is required for transition between chaotic and stable periodic behavior and is dependent on the system state fX; Y; Zg at the transition of the selection input. Transitions from periodic to chaotic behavior are almost instantaneous. The systems can thus express either single-tone periodic or chaotic oscillation, allowing for a truly controllable scheme of chaos.
Enhanced chaotic systems
The chaotic systems under study are implemented with 16-bit (12 fractional bits) and 32-bit (28 fractional bits) bus widths and new chaotic systems involving either subtraction, addition, bitwise AND, bitwise OR or bitwise XOR operations on the two output sets are presented according to the following expression, shown for X:
In (5), ⊙ denotes either addition, subtraction, bitwise AND, bitwise OR or bitwise XOR. 16-bit and 32-bit implementations use the same initial conditions ðX ¼ 0; Y ¼ 0:5; Z ¼ 0Þ to avoid encountering the known phenomenon of initial condition sensitivity. The initial conditions were appropriately chosen near the values indicated in [31] to ensure that the output is chaotic. The attractors (XÀY phase plots) for 100,000 iterations of the digitally implemented chaotic systems are shown in Fig. 3 to guarantee the formation of pseudo-chaotic trajectories that are experimentally verified. In general, since these are discrete implementations of what are infinite-precision continuous-time ODEs, the trajectories produced by the digital implementations are, by definition, pseudochaotic and approximate the trajectories of the continuous-time ODEs. These enhanced chaotic systems emerge from the digital implementation scheme proposed in this paper and are conceptually unique to digital chaos. Fig. 4 shows the block diagram for the bitwise based system. The bitwise operation is applied on the highest significant 16 bits of the 32-bit implementations and all the bits of the 16-bit implementation, while the lowest significant bits of the system are the lowest significant 16 bits of the 32-bit implementation.
The attractors of systems with transformed outputs are comparable in size to the original systems, illustrating that identical systems with different precisions exhibit long-term divergence in spite of identical initial conditions. Subtractive processing yields non-trivial non-zero attractors that are nearly centered around zero and show similar shape for Systems 1-4, suggesting that the subtraction output characteristics are dominated by precision limitations in the Euler approximation. Addition attractors maintain a shape roughly similar to the original attractors. Since the logical operations are bitwise, the output of the processed systems (AND, OR, XOR) is noticeably more random and spreads over a larger region of phase space.
Output statistics
The histogram of the X-variable for System 4 is shown in Fig. 5 and approximates the probability of occurrence. Notably, the statistical distribution of values is a function of the transformation operation. The addition system shows diminished asymmetry as it represents the arithmetic mean of the 16-bit and 32-bit implementations. The subtraction system resembles a Gaussian-like distribution even though the original distribution is asymmetric. The results based on bitwise AND and bitwise OR in Fig. 5(d) and (e) are particularly irregular and highly skewed because they incur an information loss (the AND case creates excessive 0's while the OR case creates excessive 1's). Bitwise XOR shown in Fig. 5 (f) shows generally bimodal behavior and remains asymmetric.
Maximum Lyapunov exponent
A positive MLE verifies the existence of chaotic dynamics. The magnitude of the MLE also qualitatively measures the degree of chaos or unpredictability in the system. Mathematically, this value expresses the effect of an arbitrarily small change in initial conditions on the overall divergence in the output solution over time, according to the expression (where λ is the MLE):
The Lyapunov exponent is an analytical tool used to assess the chaotic response of systems defined over continuous phase spaces. However, in this case, a continuous-time system over a discrete space is implemented and so the calculation of MLE only illustrates that the periodic trajectories of the digitally implemented systems approximate the truly chaotic trajectories of the original set of differential equations. The software provided in [41] enables the estimation of the continuous-time MLE from discrete data, and thus these MLE calculations serve to illustrate chaotic dynamics. The time evolution of the MLE for System 1 is shown in Fig. 6 and illustrates saturation to positive values over the long term for all systems under study with corresponding MLE values summarized in Table 2 . Output transformation yields significant chaotic response improvement of the original systems by a factor of 6-12 Â for addition and subtraction, 20-70 Â for bitwise AND, 29-92 Â for bitwise OR, and 33-98 Â for bitwise XOR. Enhanced chaotic systems yield a non-linear time series as the output that is treated as the solution to a chaotic ODE arising from the enhanced mode generated in the digital domain. The fact that the enhanced time series arises from the processing of two outputs of the same To further examine the effect of output processing, the bus widths are varied in case of subtraction and XOR systems, as shown in Fig. 7 . Each 32-bit system is processed with the second bus width ranging between 16 and 31 bits for subtraction and XOR operations and the corresponding saturated MLE is plotted versus bus width. The MLE is calculated from the output time-series of the system using the software given in [41] . A general pattern of decreasing MLE is observed across all systems for both operations, although even the smallest possible precision variation of 1 bit between 32-bit and 31-bit implementations is sufficient to create long-term divergence in the output solution.
Time series and frequency response
The time series and the frequency response (FFT) of the digitally implemented System 3 are shown in Fig. 8 . The spectra and waveform of the original 32-bit implementation are similar to those of subtraction system in Fig. 8(d) because the characteristics of the original system are preserved across arithmetic operations. The bitwise XOR system is significantly different with faster transitions and less smooth output waveforms that illustrate larger high-frequency components due to the non-arithmetic nature of the processing. The broadening of the frequency response in this case indicates that logical processing gives an intrinsically more random result than arithmetic processing.
Correlation
The correlation sequences for a selection of outputs from System 2 are compared in Fig. 9 . While the autocorrelation is expected to have a peak at zero-lag as seen in Fig. 9(a) , the crosscorrelation of X from the original 32-bit implementation is still correlated to the X from the addition system, as indicated by a peak at zero-lag in Fig. 9(b) , although the level of correlation was diminished. Of all the output transformations, only bitwise XOR properly eliminates correlation to the original 32-bit implementation, as evidenced in Fig. 9(c) , where the peak at zero-lag is completely eliminated. Note that since the time lag displayed is up to 200,000 iterations on either side, the periodicities in the time series shown in Fig. 8 are not visible as they are located very close to zero-lag. 
Implementation as pseudo-random number generators
Using the statistical test suite found in NIST SP. 800-22 as a performance metric to verify statistical randomness, the PRNG implementations for each system are assessed. Multidimensional chaos allows a large number of bits to be released at the throughput and thus post-processing is unnecessary. In this work, bits with statistical defects are simply neglected and only the strong statistical bits are indicated as output of the PRNG. In general, low-significance bits express the best statistical properties as they undergo the most frequent transitions. Furthermore, the known phenomenon of initial condition sensitivity in chaotic systems can be exploited such that different initial conditions could be treated as different keys and would correspond to different output streams from the chaotic system.
The statistical test results for all systems with SUB and XOR operations are shown in Table 3 , along with the experimental results for each system after synthesis on the Xilinx Virtex 4 XC4VSX35-10FF668 FPGA. While previous work [35] only tests the collection of output bits, this work fulfills a more powerful constraint by using the NIST suite to verify statistical randomness of each individual bit as well as the ensemble of output. In general, not all the digital chaos output can pass the NIST test. Therefore, in bit reduction we get rid of all the statistically defected bits and only keep the bits that have the required properties. This can be considered a post-processing technique, which shows very good results for chaos systems, with zero extra hardware needed [35] . It should be noted that one of the very good properties of such method is getting rid of the native chaotic systems short-term predictability. Other methods minimized its impact by generating short periodic orbits [8] .
All the systems are shown to be compact, utilizing no more than 1.73% of LUTs, 0.93% of registers and 5.21% of DSP blocks available. Simpler nonlinearities and the absence of slow DSPbased multiplication account for the higher speed of Systems 1 and 2 compared to Systems 3 and 4. Accounting for all three state variables (96-bits output total), the overall throughput of designed systems is as high as 15.59 Gbits/s, with statistically verified RNG throughput going up to 8.77 Gbits/s. Due to the pipelined architecture of the system, enhancements such as output operations and controllability do not impact performance. The hardware penalty of introducing controllability was minimal (only a few multiplexors) and was not even perceived on the FPGA. Enhanced chaotic systems incur a more substantial hardware penalty due to two parallel systems and output logic, but the improvement in chaotic response and yield in number of random bits is substantial. Systems with different chaos enhancement schemes maintain the same clock frequency as the worst-case delay is at the input of the Z-register in the 32-bit implementation. Table 4 shows the NIST results of the native 16-bit chaotic system, after Von Neumann post-processing, and bit-counting [43] . Furthermore, the output where a 16-bit implementation is bitwise XORed with another 16-bit implementation of the same system under different initial conditions or with a 16-bit implementation of a different system is also shown. All of these results are compared to our proposed system where a 16-bit implementation is XORed with a 32-bit implementation. While Table 3 summarized the results of the systems in this paper, the analysis in Table 4 is presented to illustrate that the native chaotic output was unable to pass the NIST tests even after applying wellknown methods of post-processing or by enhancing the output using variation of initial conditions or mixing two different chaotic systems. By exploiting precision differences and mixing two implementations of the same system with different precisions (16-bit and 32-bit), we are able to show a high throughput of random bits that could pass all the NIST tests. Lastly, Table 5 compares the best of the implemented systems in this paper (System 2: XOR) with other comparable chaos-based pseudorandom number generators. As this paper exhibits an FPGA implementation, a conservative estimate was used to convert the number of LUTs and FFs into an approximate gate count. In this case, both those terms were added together and multiplied by a factor of 8 to facilitate a basic comparison to previous work.
Conclusion
Four fully digital jerk-equation based chaotic systems (absolute value, signum, quadratic and cubic non-linearity) are presented. Arithmetic and Boolean operations between the outputs of the same system implemented with different precisions are presented that provide an enhanced chaotic response due to long-term precision-based divergence in spite of the same initial conditions. Controllable systems that enable real-time transition between chaotic or periodic output are successfully implemented and can be easily manipulated through a single-bit selection input. Chaotic oscillators are also implemented as pseudo-random number generators and show significantly better performance compared to previous work in the field, occupying low area and delivering high throughput. All circuits are designed in Verilog HDL and experimentally verified on a Xilinx Virtex 4 FPGA, illustrating logic utilizations under 1.73% and throughput up to 15.59 Gbits/s for the chaotic systems and up to 8.77 Gbits/s for the implemented pseudo-random number generators. Since the individual bits, apart from the whole output, have been verified to be random, these PRNGs are especially suitable for a variety of applications in communication systems and hardware encryption. 
